INTRODUCTION
The goal of the fatigue monitoring system is to revolutionize long term fatigue analysis with a complete cost effective system by merging the sensor, data acquisition system and real time processing units into one. The user will have freedom in mounting the sensor units since they will be battery powered and wireless. Once mounted they will require no further attention except for replacement of the batteries every two to three years. Communication between the user and sensor units will be done from the central office to the test site via a radio repeater located near the testing area. Each sensor unit will have an identification number allowing the user to download processed data from a particular sensor. Once downloaded, the data can be stored for later reference or further manipulated by the user. The system could be used as a fully automated fatigue monitoring system by allowing a computer to periodically download data from sensor units and, based on the data, determine if a stress fracture is imminent, thus warning the user of possible problems.
The heart of the sensor unit will be a fatigue data processor (FDP). The FDP applies the rainfiow counting algorithm to an incoming stress signal and stores the results in a histogram in memory. The stress signal will be obtained from a thin film strain gage. The signal will have to be amplified, filtered and digitized by a low power analog to digital converter before being sent to the FDP. A wireless radio modem will provide the communication link between the sensor unit and a radio repeater, while the repeater will provide the final communication link to the central office.
COMPLETED WORK
Employing the rainflow counting algorithm in analyzing strain signals, the fatigue data processor is the heart of the monitoring system. Designed using advanced digital signal processing and VLSI techniques, the processor analyzes strain signals from heavily loaded structures in real time. Results from the analysis are stored in the processor's internal memory, which is divided into a 32 bin histogram with each bin capable of storing 16.7 million cycles. Table 1 shows some FDP specifications.
The sensor unit is a fully self-contained data acquisition system and real time processing system. The unit is battery powered and contains the FDP and signal conditioning circuitry for a strain gage. Initial testing was performed at the ATLSS Test Center and was accomplished by measuring stresses applied to a bridge beam from a hydraulic test bed. Testing has proved the unit to be reliable and accurate.
Currently a prototype fatigue data monitoring system with one sensor unit, shown in Figure 1 , is being evaluated by a private consulting firm and is scheduled to be mounted on a bridge in the near future. At present the system lacks a radio modem, communication is via a null modem cable.
CURRENT RESEARCH
Development of the fatigue data processor has led to the need for an analog to digital converter (ADe) that can be incorporated within the current design, thus compacting the ADC and FDP into one integrated circuit. The main design criteria is then to develop an analog to digital converter that can be fabricated using digital VLSI technology. However, digital VLSI technology lacks precision analog components required by conventional high resolution converters such as successive approximation or flash converters [1] . Oversampling converters avoid this problem by using low precision analog components to encode the analog signal into a high speed bit stream. This bit stream is then decoded using digital signal processing techniques to produce a low speed high resolution digital output.
The encoder of an oversampling converter is a sigma-delta modulator, which consists of an integrater and a quantizer enclosed in a feedback loop, as shown in Figure 2 . Since the sigma-delta modulator has a sampling frequency well above the Nyquist rate, it is possible to exchange resolution in time for resolution in amplitude [2] . This exchange allows the use of a course two level quantizer to be used in the sigma-delta modulator, thus the quantizer can be insensitive to circuit imperfections and component mismatches. The conventional decoding technique is to pass the high speed bit stream from the sigma-delta modulator through a FIR filter, the output of the filter is a low speed digital representation of the analog input signal. The FIR filter is a linear decoding process, but the sigma-delta modulator is a non-linear function, therefore the FIR filter is not an optimal decoding scheme. This is evident from the fact that to obtain a 12 bit resolution, the input signal must be oversampled by a factor of 128, with preferably a factor of 256.
To optimally decode the sigma-delta modulator bit stream, a decoding method must interpret the meaning of each bit in the stream. One optimal decoding technique is a code book. Given a particular bit stream pattern it should be possible to use a code book to look up the corresponding analog value. One problem with the code book method is locating the starting and stopping point of the bit stream, another problem is the size of the code book. For example if the bit stream would have to be 128 bits long, as for the FIR decoder, a code book with 2 128 values would be required. Fortunately it turns out if the sigma-delta modulator starts a conversion with all initial values of zero it generates a limited number of code words as compared to the total number of possible code words. Sweeping the analog input over the entire range of the sigma-delta modulator, in 4096 increments and resetting the modulator with every new input value, it would be feasible to expect 4096 different code words looking at the first 12 bits of output from the modulator. However, upon close examination there are only 43 unique code words, thus not every unique input value generates a unique output. Simulation results have shown to obtain a 12 bit output resolution only 84 bits from the sigma-delta modulator need be examined. This implies an over sampling ratio of only 84 is required.
It is further possible to reduce the size of the code book by examining properties of the output code words. A code book for a 12 bit output sigma delta modulator is shown in Table 2 . The first two bits of any code word are identical, a zero followed by a one, this is caused from resetting the modulator for every new input value. The third bit represents the polarity of the analog input signal and the fourth bit is the beginning of the encoded analog value. Negative code words are compliments of positive code words, with the code book being symmetrical around an input value of zero. The only special code word in the system is for an input value of zero, this code word oscillates from zero to one.
Although the code book technique would work, it is very impractical, requiring large amounts of chip area to implement at the integrated circuit level. Fortunately, it 
where c is the total number of zeros that occurred and N is the bit number [3] . Each zero location requires this computation to be made. After all the computations are completed, each value is examined and the smallest value is the actual converted value.
OPTIMAL DECODING TECHNIQUE IMPLEMENTATION
The optimal decoding technique starts by initializing the sigma delta modulator and ignoring the first two output bits. The third output bit is used to determine the polarity of the input signal, if the input signal is negative then the compliment of the output bits is used for decoding the value of the signal. The next 81 output bits from the encoder are examined for zeros within bit stream to make a calculation using formula 1. After the calculation is complete its value is compared with the previous smallest value, the smaller of the two is stored while the larger one is discarded. This process repeats itself until all bits have been examined, the last stored value is the digital representation of the analog input. The sigma-delta modulator is reset and the process repeats itself. A block diagram of the implementation is show, in Figure 3 .
FUTURE PLANS
Future work will be to combine the fatigue data processor and the analog to digital converter into one integrated circuit. However, most of our future effort will be devoted to the development of a low power radio modem. This radio modem will not only have to transmit and receive signals, but it must also be an integrated part of the multiplexing scheme of the sensor units. Each sensor unit will have an identification number assigned to it, this number will be used in multiplexing many sensor units at one test site. The radio modem will be responsible for decoding the identification number and determining with which sensor unit the control office is trying to communicate.
